	Docket No. BUR920030123US1				
In Re Application Of: Gray et al. FEB 2 0 2004					
	Group Art Unit				
Title: CIRCUIT AREA MINIMIZATION USING SCALING					
Address to: Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450					
37 CFR 1.97(b)					
1. A The Information Disclosure Statement submitted herewith is being filed within three months of the filing of a national application other than a continued prosecution application under 37 CFR 1.53(d); within three months of the date of entry of the national stage as set forth in 37 CFR 1.491 in an international application; before the mailing of a first Office Action on the merits, or before the mailing of a first Office Action after the filing of a request for continued examination under 37 CFR 1.114.					
37 CFR 1.97(c)					
2. The Information Disclosure Statement submitted herewith is being filed after the period specified in 37 CFR 1.97(b), provided that the Information Disclosure Statement is filed before the mailing date of a Final Action under 37 CFR 1.113, a Notice of Allowance under 37 CFR 1.311, or an Action that otherwise closes prosecution in the application, and is accompanied by one of:					
☐ the statement specified in 37 CFR 1.97(e);					
OR					
☐ the fee set forth in 37 CFR 1.17(p).					

TRANSMITTAL OF INFORMATION (Under 37 CFR 1.97		Docket No. BUR920030123US1			
In Re Application: Gray et al.					
Serial No. Filing Date 10/101,281 12/03/03	PADEMARY Examin	Group Art Unit			
CIRCUIT AREA MINIMIZATION USING SCALING					
(Only complete it	Payment of Fee Applicant elects to pay the fee set for	orth in 37 CFR 1.17(p))			
 □ A check in the amount of ☒ The Director is hereby authorized to check as described below. □ Charge the amount of ☒ Credit any overpayment. ☒ Charge any additional fee requestricate of Transmission by Facsion 	uired.	nt No. 09-0456 (IBM) e of Mailing by First Class Mail			
l certify that this document and authorization to claccount is being facsimile transmitted to the learner and Trademark Office (F: (Date)	United States on 02/07 as first class addressed to the	with the U.S. Postal Service mail under 37 C.F.R. 1.8 and is the Commissioner for Patents, P.O. Box ria, VA 22313-1450.			
Signature		ture of Person Mailing Correspondence			
Typed or Printed Name of Person Signing Cer		nted Name of Person Mailing Certificate			
*This certificate may only be used if paying deposit account. Signature	ng by Dated: 2166	4			
cc:					

. 👊

*			ATTY DOCKET NO. SERIAL NO: 10 / 707, 287				
INFORMATION DISCLOSURE Use several sheets if neces			Gray et al.		,	,	
2000			FILING 12/03/200	3	GROUP Unos	sign	d
TEB 2	U.S	S. PATENT	DOCUMENTS				
TRADE MANY DOCUMENT NUMBER	DATE		NAME	CLASS	SUBCLASS	FILING DAT	
				<u> </u>	†		
				-	1		
							
			<u> </u>				
	FORE	IGN PATE	NT DOCUMENTS			<u> </u>	
DOCUMENT NUMBER	DATE	TRANSLATION					
JP2001339312A	12/2001	Japan				YES	NO
				1			
				-			
OTHER ROCKING	NTO (In alcodin	a. A. 146 a. 1	Tillo Doto Dodinost	Danie 54.	<u> </u>		
OTHER DOCUME "Flexible Image for Phy	•	-	, Title, Date, Pertinent A. R. Bruss et al., IBM Te	•		Vol. 27, No.	. 11, April
1985, pp. 0087-0091.							
"An Algorithm to Detec	t Positive Cycles	in a Const	raint Graph for Layout C	Compaction," I	K. Ishima et al.	, IEEE,	
C 1 2 0 0 0 - 0 / 7 U / U U - 2 0 3 3 ,	1770, pp. 4053-4	030.					
EXAMINER			DATE CONSIDERED				
EXAMINER: Initial if reference considered, whether considered. Include copy of this form with next con		in conform	ance with MPEP 609; Draw	/ line through cit	ation if not in co	onformance	and not

Form PTO-A820 (also form PTO-1449)

Copyright 1994 LegalStar

P09C/REV03

Patent and Trademark Office * U.S. DEPARTMENT OF COMMERCE

		BUR920030123US1	10/107,287		
INFORMATION DISCLOSURE CITATION		Applicant(s) Gray et al.			
	(Use several sheets if necessary)	Filing Date /	Group Art Unit		
		12/03/2003	Group Art Unit		
*EXAMINER	OTHER DOCUMENTS (Including Author, Tit				
OTPE	"Process Independent Constriant Graph Compacti 21.4, pp. 318-322.	ion," D. Boyer, 29th ACM/IEEE Desi	gn Automation Conference, Paper		
FEB 2 0 2004 E	21.4, pp. 310-322.				
12 E	"An Algorithm to Compact a VLSI Symbolic Layo	ut with Mixed Constraints," Y. Z. Li	ao et al., 20th Design Automation		
PRADEMARKS	Conference, Paper 9.1, IEEE, 1983, pp. 107-112.				
	"Graph-Optimization Techniques for IC Layout at Paper 9.2, IEEE, 1983, pp. 113-120.	nd Compaction," G. Kedem et al., 200	h Design Automation Conference,		
	"Symbolic Layout Compaction Review," D. Boyer, 383-389.	, 25th ACM/IEEE Design Automation	1 Conference, Paper 26.1, 1988, pp.		
	"A Subjective Review of Compaction," Y. Cho, 22	nd Design Automation Conference, Pa	aper 25.1, IEEE, 1985, pp. 396-404.		
	"An Introduction to VLSI Physical Design," M. Sa Techniques," McGraw-Hill (1996), pp. 276-279.	rrafzadeh et al., Chapter 7, "Compa	tion," Section 7.1.2, "Graph-based		
	"Algorithms for VLSI Physical Design Automation "Constraint-Graph based Compaction," Kluwer A	," 3rd Edition, N. Sherwani, Chapte cademic Publishers (1999), pp. 453-4	r 12, "Compaction," Section 12.3.1, 63.		
		·			
EXAMINER	1	DATE CONSIDERED	, 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1		
EVAMINED. Initial if	citation considered, whether or not citation is in conforma	non with MDED Section 600. Duranting the			

not considered. Include copy of this form with next communication to applicant.